AI & Advanced Computing
Kioxia’s Flash-for-DRAM Initiative Eyes AI Workloads
Reported by EE Times on 7 September 2026
AI & Advanced Computing
Reported by EE Times on 7 September 2026
Putting NAND behind CXL to stand in for DRAM is an admission that memory, not compute, is what AI infrastructure is short of. If it works commercially it changes what a memory engineer is worth, because the skill becomes system-level latency and tiering rather than the part itself.
The roles this creates sit between two groups that do not usually talk: memory device people and data centre architects. Anyone who has genuinely worked across both is rare enough to be worth approaching before a mandate exists, which is the useful thing to know while this is still an initiative rather than a product.
Read the original at EE Times .
This is one of the markets we recruit in every day. The AI hiring that matters in these markets is not the same as general software hiring. It sits close to the hardware: models that run on an edge device, vision on an imaging sensor, security in an embedded system.
Send the role, or send your CV, and it reaches Ramon rather than a queue. If it is not something we can do well, you will be told that straight away rather than a month from now.
Get in touch